Daylily Design Review

February 28, 1986

Functional Overview

Enhanced Graphics Adaptor Emulation

Block Diagram

System Timing

Memory & IO Maps

Logic

Functional Overview

Daylily provides two major functions

- Runs Mesa software
- Emulates an IBM Enhanced Graphics Adaptor

Uses existing AT peripherals excluding keyboard and display


Enhanced Graphics Adaptor Emulation

Daylily is hardware compatible with EGA


- Will respond to all EGA IO and memory addresses
 - Color Graphics Adaptor addresses
 - Monochrome Adaptor addresses
- Generates Vertical Interrupt

Daylily will support all EGA modes of operation

- 40 x 25 Text
- 80 x 25 Text
- 320 x 200 Graphics
- 640 x 200 Graphics
- 640 x 350 Graphics



| XEROX | Project | Reference | File | Designer | Rev | Date | Page | ĺ |
|-------|---------|--------------------------------|------------------|----------|-----|---------|------|---|
| SDO | DayLily | Block Diagram - Overall System | DaylilyBlock.sil | Colvin | Α | 2/24/86 | 00 | |



| XEROX | Project | Reference | File | Designer | Rev | Date | Page |
|-------|---------|-------------------------|------------------|----------|-----|---------|------|
| SDD | DayLily | Daylily Timing Overview | DalilyTiming.sil | Colvin | Α | 2/24/86 | 01 |

| | FFFFFFFH |
|---|------------------|
| System Board ROM (64K) | FF0000H |
| System Board Reserved (64K) | FE0000H |
| Avallable | |
| | F00C00H |
| AChip IO Space (all AChips) | F00800H |
| Avaliable | F00000H |
| AChip Map F (1M) | |
| AChip Map E (1M) | E00000H |
| | D00000H |
| AChip 1 (1M) | |
| | C00000H |
| AChip 0 (1M) | |
| | В00000Н |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| Expansion Memory | |
| (10M) | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| System Board POM (S4K) | 100000H |
| System Board ROM (64K) System Board Reserved (64K) | 0F00 000H |
| Expansion ROM (128K) | 0E0000H |
| Video RAM (128K) | 0C0000H |
| IO Channel Memory (128K) | 0A0000H |
| | H000 080 |
| System Board Memory (512K) | |
| | H000000 |

This is the memory map for an IBM AT with the Daylily board installed. The two AChip in itallics(2 &3) are mapped but not necessarily installed. The AChip IO registers are memory mapped in the area above F00000H as shown. Below are the address range for each AChip IO space.

The Map E for the AChip is also mapped into the video RAM area at 0A0000H - 0C0000H, to allow emulation of the IBM graphics adaptor cards.

Bold lines represent Daylily memory addresses

| | | | , | | | | |
|-------|-------------|-------------------------------|---------------|----------|-----|---------|------|
| XEROX | Project | | File | Designer | Rev | Date | Page |
| SDO | DayLily | IBM AT and Daylily Memory Map | Daylily92.sil | Colvin | Α | 2/26/86 | 92 |

I/O Address Map for IBM AT


| <u>Hex Addr</u> 100 – 107 | | <u>Hex Addr</u> 200 – 207 | Game IO | <u>Hex Addr</u> 300 - 307 | Brotohina Card |
|------------------------------|------------|------------------------------|-------------------------|------------------------------|------------------------------|
| | | | Gaine 10 | | Prototype Card |
| 108 - 10F | | 208 – 20F | | 308 - 30F | Prototype Card |
| 110 – 117 | | 210 – 217 | SChipReq? | 310 - 317 | Prototype Card |
| 118 – 11F | | 218 - 21F | | 318 - 31F | Prototype Card |
| 120 - 127 | | 220 - 227 | SChipReq? | 320 – 327 | |
| 128 - 12F | | 228 - 22F | | 328 - 32F | |
| 130 – 137 | | 230 – 237 | SChipReq? | 330 – 337 | SChipReq? |
| 138 - 13F | | 238 - 23F | | 338 - 33F | |
| 140 - 147 | | 240 - 247 | | 340 - 347 | |
| 148 - 14F | | 248 - 24F | | 348 - 34F | |
| 150 - 157 | | 250 - 257 | | 350 - 357 | |
| 158 - 15F | | 258 - 25F | | 358 - 35F | |
| 160 - 167 | | 260 - 267 | | 360 - 367 | Network Adaptr |
| 168 - 16F | | 268 - 26F | | 368 - 36F | Network Adaptr |
| 170 - 177 | | 270 - 277 | | 370 - 377 | |
| 178 - 17F | | 278 - 27F | Parallel Printer Port 2 | 378 - 37F | Parallel Printer Port 1 |
| 180 - 187 | | 280 - 287 | | 380 - 387 | SDLC, bisyncronous 2 |
| 188 - 18F | | 288 - 28F | | 388 - 38F | SDLC, bisyncronous 2 |
| 190 - 197 | | 290 - 297 | | 390 - 397 | |
| 198 – 19F | | 298 - 29F | | 398 - 39F | |
| 1A0 - 1A7 | | 2A0 - 2A7 | | 3A0-3A7 | Bisynchronous 1 |
| 1A8 - 1AF | | 2A8 - 2AF | | 3A8 - 3AF | Bisynchronous 1 |
| 180 - 187 | | 280 - 287 | | 380 - 387 | Mono Display & Printer Adotr |
| 1B8 - 1BF | | 2B8 - 2BF | • | 3B8 - 3BF | Mono Display & Printer Adptr |
| 100 - 107 | | 200-207 | | 3C0 - 3C7 | Extended Graphics Adptr |
| 1C8 - 1CF | | 2C8 - 2CF | | 3C8 - 3CF | Extended Graphics Adptr |
| 1D0 - 1D7 | | 2D0 - 2D7 | | 3 D 0 - 3D7 | Color/Graphics Monitor Adotr |
| 1D8 - 1DF | | 2D8 - 2DF | | 3D8 - 3DF | Color/Graphics Monitor Adotr |
| 1E0 - 1E7 | | 2E0 - 2E7 | GPIB & Data Acquisition | 3E0 - 3E7 | |
| 1E8 - 1EF | | 2E8 - 2EF | | 3E8 - 3EF | |
| 1F0 - 1F7 | Fixed Disk | 2F0 - 2F7 | | 3F0-3F7 | Diskette Controller |
| 1F8 - 1FF | Fixed Disk | 2F8 - 2FF | Serial Port 2 | 3F8 - 3FF | Serial Port 1 |
| | | | | | |

Daylily board responds to all underlined entries


| VEDOV | Project | Reference | File | Designer | Rev | Date | Page | |
|--------------|---------|-----------------------------|---------------|----------|-----|---------|------|--|
| XEROX SDD | DayLily | IBM AT and Daylily IO Space | Daylily93.sil | Colvin | A | 2/26/86 | 93 | |

| Page No. | Contents | Page No. | Contents |
|----------|--|--|---|
| 01 | Block Diagram | 17 | AT Interface State Machine, and Status Generation |
| 02 | Sirius Chip | 18 | EGA BIOS/Boot EPROM |
| 03 | Control Store Address Bus, History Buffer Connector | 19 | Pullups, Spares |
| 04 | Control Store RAM | 20 | AT Bus Connector and Drivers |
| 05 | Sirius Output Register, Vertical Interrupt, SChip Clock | 21 | Platforms |
| 06 | A - Chip.0 | | |
| 07 | A - Chip.0 RAM | | |
| 08 | A - Chip.1 | | |
| 09 | A - Chip.1 RAM | | |
| 10 | Memory Address and Control Bus Terminators | Accessing to the second | |
| 11 | Monochrome Video Interface | | |
| 12 | Dove Display Drivers | | |
| 13 | IBM Display Drivers & Connectors | 90 | State Machine Flow Chart |
| 14 | Dove Display Connector, AChip Substrate Bias | 91 | State Machine State Diagram |
| 15 | AT Address and Data Bus Interface | 92 | Memory Map |
| 16 | Address Decode | 93 | Ю Мар |
| | | | |

| XEROX | Project | Reference | File | Designer | Rev | Date | Page | |
|-------|---------|-------------------|---------------|----------|-----|---------|------|--|
| SDD | DayLily | Table of Contents | Daylily00.sil | Colvin | Α | 2/26/86 | 00 | |




| XEROX | Project | Reference | File | Designer | Rev | Date | Page | |
|-------|---------|--------------------------------|---------------|----------|-----|---------|------|--|
| SDO | DayLily | Block Diagram - Overall System | Daylily01.sil | Colvin | Α | 2/26/86 | 01 | |



| XEROX | Project | Description | File | Designer | Rev | Date | Page | l |
|-------|---------|-----------------|---------------|----------|-----|---------|------|---|
| SDD | DayLily | S – Chip Pinout | Daylily02.sil | Colvin | Α | 2/26/86 | 02 | |

Control Store Address Buffers

Bus Terminator




Font 4 macros:

1 = AS244#

2 = 120PLAT


3 = RASCO




| XEROX | Project | | File | Designer | Rev | Date | Page | İ |
|-------|---------|--------------------|---------------|----------|-----|---------|------|---|
| SDD | DayLily | Control Store RAMs | Daylily04.sil | Colvin | Α | 2/26/86 | 04 | |


Vertical Interrupt Logic

Sirius Clock







Sirius Command Register




The two mode lines are used to select the desired display mode, when emulating an IBM Enhanced Graphics Adaptor. (pg 16)





| (pg 20) | BufReset' | ACHIP | ı | | |
|-------------------|----------------|----------------|--------------------|--------------------------|---------------|
| (pg 20) (pg 3) | SvsClk | Heset | Rď' <mark>→</mark> | | |
| (pg s) | SYSCIK | IOPCIK | WrH' | | |
| | \$.2 ' | | WrL' | | |
| | S.1' | S2' | A1 5 - | | |
| | \$.0' | \$1' \$0' | ALE - | | |
| (pg 3) | BufBHE' | BHE' | 103 | | |
| | PU - UCS | UCS' | ARdy | AReady | _ (pg 17) |
| | AChipSel.0' | Sel' | VInt' | VertInt.0' | (pg 5) |
| | AChipMapF' | MapF' | PInt' | Parint' | _ (pg 20) |
| | AChipMapE' | MapE' | , | | |
| | 4440 | | RW15 | MemRW.0.15 | - |
| | AA.19 | A19 | RW14 | MemRW.0.14 | - |
| | AA.18 AA.17 | ——— A18 | RW13 | MemRW.0.13 MemRW.0.12 | - |
| | AA.16 | ———— A17 | RW12 | MemRW.0.12 | - |
| | AD.15 | A16 | RW11 | MemRW.0.10 | - |
| | AD.14 | AD15 | RW10 | MemRW.0.09 | - |
| | AD.13 | AD14 | RW09 | MemRW.0.08 | - |
| | AD.12 | AD13 | RW08 | MemRW.0.H | - |
| | AD.11 | AD12 | RWH | MemRW.0.07 | - |
| | AD.10 | AD11 | RW07 | MemRW.0.06 | - • |
| | AD.09 | AD10 AD09 | RW06 | MemRW.0.05 | - |
| | AD.08 | AD09 AD08 | RW04 | MemRW 0.04 | - |
| | AD 07 | AD07 | RW03 | MemRW.0.03 | - |
| | AD.06 | AD06 | RW02 | MemRW.0.02 | - |
| | AD.05 | AD05 | RW01 | MemRW.0.01 | _ |
| | AD.04 | AD04 | RW00 | MemRW.0.00 | - |
| | AD 03 | AD03 | RWL | MemRW.0.L | _ |
| | AD 01 | AD02 | | 8444400 | |
| | AD 00 | AD01 | MAddr8 | MAddr.0.8 MAddr.0.7 | - |
| | AD.00 | AD00 | MAddr7 | MAddr.0.6 | - |
| | C.x' | | MAddr6 | MAddr.0.5 | - |
| | | | MAddr5 | MAddr.0.4 | - |
| | | CA, | MAddr4 | MAddr.0.3 | - |
| | _ASH.7 | | MAddr3 | MAddr.0.2 | - |
| | ASH.6 | ASH7 | MAddr2 | MAdde.0.1 | - - |
| | ASH.5 | ASH6 ASH5 | MAddr1 MAddr0 | MAddr.0.0 | - |
| | ASH.4 | ASH4 | MAGGIO | | |
| | _ASH.3 | ASH3 | RASO' | MemRAS 0.0' | _ |
| | ASH.2 | ASH2 | CASO, | MemCAS 0.0' | - |
| | ASH.1 | ASH1 | RAS1 | MemRAS.0.1' | - |
| | ASH.0 | ASHO | CAS1 | MemCAS.0.1' | - |
| | 40.45 | | | 84 W O LU | |
| | AS.15 | ASB15 | MWrH' | MemWr.0.H' | - |
| | AS.14 AS.13 | ASB14 | MWrL' | MemWr.0.L' | - |
| | AS.12 | ASB13 | | Resp.U' | |
| | AS.12 AS.11 | ASB12 | RespU' | Resp.V' | - |
| | AS.10 | ASB11 | RespV' | 11000.1 | - |
| | A\$.09 | ASB10 | | AChipHSvnc | _ (pg 11) |
| | AS.08 | ASB09 | HSync | AChipVSync | _ (1-3 , |
| | AS.07 | ASB08 | VSync | | |
| | AS.06 | ASB07 | V:42 | Vid.3 | _ (pg 11) |
| | AS.05 | ASB06 | Vid3 | Vid.2 | |
| | AS.04 | ASB05 ASB04 | Vid2 Vid1 | Vid.1 | - " |
| | AS.03 | 1 | Vid0 | Vid.0 | _ " |
| | AS.02 | ASB03 ASB02 | VIGO | | |
| | AS.01 | ASB02 ASB01 | Spare4 | | |
| | AS.00 | ASB00 | Spare3 | | |
| 4 | | 1.5255 | Spare2 | | |
| (pg 11) | DotClk | DClock | Spare1 | | |
| | | | | | |



Font 4 macros:


1 = AChip 2 = Power

Add 0.1uF CAPs between corresponding Vcc and GND.

| | | | | | | | | 1 |
|-------|---------|---------|---------------|------------|-----|---------|------|---|
| XEROX | Project | | File | Designer ° | Rev | Date | Page | l |
| SDD | DayLily | AChip.0 | Daylily06.sil | Colvin | Α | 2/26/86 | 06 | l |
| | | | | | | | ı | 1 |

High Byte

Low Byte



Font 4 macros: 1 = MK257


| XEROX SDD | Project DayLily | A - Chip.0 RAM - Low Bank | ^{File} Daylily07a.sil | Designer Camacho, Colvin | | Date 2/27/86 | _{Раде} 07а |
|--|--|---------------------------|--|--|---|--|--|
| THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER. | A TANKS AND PROPERTY OF THE PARTY OF THE PAR | | Andread and the second and the secon | The second secon | *************************************** | Andrew Company of the | Annual Company of the |

MUST NOT BE REASSIGNED!!

AddrL.0.3 AddrL.0.6 AddrL.0.8


MUST NOT BE REASSIGNED!!

Low Byte



Font 4 macros: 1 = MK257


| XEROX SDD | Project DayLily | A - Chip.0 RAM - High Bank | File Daylily07b.sil | Designer Camacho, Colvin | Rev A | Date 2/27/86 | Page 07b | - |
|--------------|-----------------|----------------------------|------------------------|--------------------------------|-----------------|-----------------|-------------|---|
|--------------|-----------------|----------------------------|------------------------|--------------------------------|-----------------|-----------------|-------------|---|




Font 4 macros

1 = MK257

| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------|---------|------------------------|----------------|----------|-----|---------|------|
| 300 | DayLily | A – Chip.0 Memory Data | Dayiily07c.sil | Colvin | А | 2/27/86 | 07c |



Do not want to power the display controller section of this AChip



Add 0.1uF CAPs between corresponding Vcc and GND.

Font 4 macros:

1 = AChip 2 = Power


| XEROX SDD | Project DayLily | AChip.1 | ^{File} Daylily08.sil | Designer Colvin | Date 2/26/86 | Page 08 | |
|--------------|------------------|---------|----------------------------------|--------------------|-----------------|------------|---|
| | | | | | | l | 1 |

High Byte

AddrL.0.8

MUST NOT BE REASSIGNED!!

Low Byte




| ont | 4 | macros: |
|-----|---|---------|
| 1 | = | MK257 |

| XEROX Project DayLi | A - Chip.1 RAM - Low E | nk File Daylily09a.sil | Designer Camacho, Colvin | Rev A | Date 2/27/86 | _{Раде} 09а | - |
|---------------------|------------------------|------------------------|--------------------------------|----------|-----------------|------------------------|---|
|---------------------|------------------------|------------------------|--------------------------------|----------|-----------------|------------------------|---|

Low Byte


Font 4 macros:

1 = MK257



XEROX SDD Project DayLily A - Chip.1 RAM - High Bank Pile Daylily09b.sil Designer Camacho, Colvin Rev Date 2/27/86 09b


MUST NOT BE REASSIGNED!!





Font 4 macros

1 = MK257


| - | XEROX SDD | Project DayLily | A - Chip.1 Memory Data | ^{File} Daylily09c.sil | Designer Camacho, | Rev A | Date 2/27/86 | Page 09c |
|---|--------------|------------------|------------------------|-----------------------------------|----------------------|----------|-----------------|-------------|
| 1 | | | | 1 | Colvin | I | 1 | l |









If this scheme does not work, HP1001 diodes will be tried as terminators. This will be done via platforms.





| XER | OX / | Project | | File | Designer | Rev | Date | Page |
|-----|------|---------|----------------------------|---------------|----------------|-----|---------|------|
| SDC | 1 1 | Daylily | Monochrome Video Interface | Daylily11.sil | Dillon, Colvin | Α | 2/26/86 | 11 |
| L | | | | | | | | |



To prevent time varying return currents, the syncs are differential. Termination of ECL is also provided by the display monitor.

Diodes = SD103A

| | | | | | | | | 9 |
|--------------|--------------------|----------------------|-----------------------|---------------------------------|-----------------|-----------------|-------------------|---|
| XEROX SDD | Project Daylily | Dove Display Drivers | File Daylily12.sil | Designer Dillon,Colvin, Camacho | Rev A | Date 2/26/86 | Page 12 | |

IBM Color Connector


IBM Monochrome Connector


SecondaryR SecondaryB

| GND | |
|-----------|---------------|
| Intensity | — <u></u> 6 |
| GND | |
| GND | |
| Red | |
| IBMHSync | $ \bigcirc$ 8 |
| Green | |
| IBMVSvnc | |
| Blue | |
| | , s |


GND 1
GND 6
GND 2
IBMVideoOut 7
GND 3
IBMHSync 8
GND 4
IBMVSync 9
GND 9
GND 5

The numbers in italics are the DB - 9 pin numbers







Substrate Bias



Dove Display Connector






How this Works:

The address from the 80286 is available when BALE goes high and is latched on the falling edge of BALE, which also clocks the flip – flop above enabling the address to pass thru the ALS244's to the A – Chip. This will continue until DataEn' goes low which resets the flip – flop enables the data transceivers. The direction of the transfer is controlled by Rd'

1 - ALS646 2 - AS373

| XEROX | Project | | File | Designer | Rev | Date | Page |
|-------|---------|----------------------------------|---------------|--|-----|---------|------|
| SDD | DayLily | AT to AChip Address and Data Mux | Daylily15 sil | Colvin | Α | 2/26/86 | 15 |
| | | | | Market and the second s | | | |





This circuitry is the result of many iterations and many days of effort. I am not really happy with the way it turned out but it seems to work. This circuitry performs several major functions. The LS138 decodes the AChip memory address space. The top 27S29 PROM decodes the addresses for EGA display memory, the EGA BIOS EPROM, and maps memory to AChip IO addresses. This will decode both IO and memory addresses, but the AT spec says that there are no valid IO addresses in range that we are decoding (I am not sure that I believe that). The lower 27S29 PROM decodes IO to IBM EGA addresses and for the SChip egister. The EGA addresses are qualified with IOR' and IOW' to verify that they are IO and not memory addresses. The PROM decodes four addresses for the SChip register, only one of these is used and is selected by a jumper on the platform shown. This allows the board address to be changed if it's address conflicts with another board in the system.

All references to EGA addresses are mapped into the AChip using the map E & F registers, they also interrupt the SChip, so the SChip can update the appropriate memory values.


Any addresses for the EGA or AChip lowers DaylilyAddr' which starts the state machine.

| XEROX | Project | | File | Designer | Rev | Date | Page | |
|-------|---------|----------------|---------------|----------|-----|---------|------|--|
| SOD | DayLily | Address Decode | Daylily16.sil | Colvin | Α | 2/26/86 | 16 | |







This is currently implemented as a single EPROM due to board space requirements. It would be a performance win to replace this with two 2764's if they can fit on the board.




Spares



| XEROX | Project - | | File | Designer | Rev | Date • | Page | ĺ |
|-------|-----------|--------------------|---------------|----------|-----|---------|------|---|
| SDD | DayLily | Pullups and Spares | Daylily19.sil | Colvin | Α | 2/26/86 | 19 | |






| SA.00 | A31 | SD.00 | A9 |
|--------|-------|----------------|------------|
| SA.01 | A30 | \$D.01 | A8 |
| \$A.02 | A29 | \$D.02 | A7 |
| \$A.03 | A28 | \$D.03 | A6 |
| SA.04 | A27 | SD.04 | A5 |
| SA.05 | A26 | SD 05 | A4 |
| \$A.06 | A25 | SD .06 | A 3 |
| \$A.07 | A24 | \$ D.07 | A2 |
| \$A.08 | A23 | \$ D.08 | C11 |
| SA.09 | A22 | SD.09 | C12 |
| \$A.10 | A21 | \$D.10 | C13 |
| SA.11 | A20 | _SD.11 | C14 |
| SA.12 | A19 | SD.12 | C15 |
| \$A.13 | A18 | SD.13 | C16 |
| \$A.14 | A17 | \$D.14 | C17 |
| SA.15 | A16 | \$D.15 | C18 |
| SA.16 | A15 | ATCLK | B20 |
| SA.17 | A14 | ATReset | B2 |
| SA.18 | A13 | BALE | B28 |
| \$A.19 | A12 | IOChCk' | A1 |
| LA.17 | C8 | IOChRdy | A10 |
| LA.18 | C7 | TermCnt | B27 |
| LA.19 | C6 | \$BHE | C1 |
| LA.20 | C5 | Master' | D17 |
| LA.21 | C4 | DRQ.0 | D9 |
| LA.22 | C3 | DRQ.1 | B18 |
| LA.23 | C2 | DRQ.2 | B6 |
| IRQ.03 | B25 | DRQ.3 | B16 |
| IRQ.04 | B24 | DRQ.5 | D11 |
| IRQ.05 | B23 | DRQ.6 | D13 |
| IRQ.06 | B22 | DRQ.7 | D15 |
| IRQ.07 | B21 | DACK.0 | D8 |
| IRQ.09 | 84 | DACK.1 | B17 |
| IRQ.10 | D3 | DACK.2 | B26 |
| IRQ.11 | D4 | DACK.3 | B15 |
| IRQ.12 | D5 | DACK.5 | D10 |
| IRQ.14 | D7 | DACK.6 | D12 |
| IRQ.15 | D6 | DACK.7 | D14 |
| | - | | |

| IOR' | | B14 |
|----------|------------------------|-------------|
| IOM. | | B13 |
| SMemR' | | B12 |
| SMemW' | | |
| MemR' | | B11 |
| MemW' | | C9 |
| | | C10 |
| AEN | | A11 |
| Refresh' | | B19 |
| MemCS16' | | D1 |
| IOCS16' | | D2 |
| ows | | 88 |
| Osc | | B30 |
| | | |
| GND | | B1 |
| GND | \vdash | |
| GND | $\vdash \vdash \vdash$ | B10 |
| GND | | B31 |
| GND | | D18 |
| _ | | |
| +5v | | B2 9 |
| + 5 v | | D16 |
| + 5 v | | <i>B</i> 3 |
| - 5v | | <i>B</i> 5 |
| + 12v | | B9 |
| - 12v | | B7 |
| | | |


| 1 | _ | LS1 | 25 |
|---|---|-----|----|

| XEROX | Project | AT Bus Interface | File | Designer | Rev | Date | Page |
|-------|---------|------------------|---------------|----------|----------|---------|-----------|
| soo | DayLily | | Daylily20.sil | Colvin | A | 2/26/86 | 20 |

The softcard remains inactive until a valid address for either main memory or a memoryliO request for the Enhanced Displa adaptor occurs. At that time state machine lowers the IOChRdy signal on the bus which will cause the 80286 processor to wait until the softcard is done. The state machine then enables the status lines to the A-Chip and starts cycling thru the T-states of an 80186. At T3 it will pause until it recieves the ARdy signal from the AChip.



| XEROX | Project | Reference | File | Designer | Rev | Date | Page |
|-------|---------|--------------------------|---------------|----------|-----|---------|------|
| SDD | DayLily | State Machine Flow Chart | Daylily90.sil | Colvin | Α | 2/26/86 | 90 |



INPUTS

D' = DaylilyAddr'

I = # tSChip

<u>Outputs</u>

R' = Rd'

W' = Wr'

S' = SiatEnD' = DataEnable

I = SChipIntRq C = Continue H' = Wait

R = NotReady

Date Project File Designer Page Rev **XEROX** Daylily91.sil DayLily 2/26/86 State Machine State Diagram Colvin Α 91 SDD